Negative-feedback avalanche diodes (NFADs) provide a practical solution for different single-photon counting applications requiring free-running mode operation with low afterpulsing probability. Unfortunately, the timing jitter has never been as good as for gated InGaAs/InP singlephoton avalanche diodes. Here we report on the timing jitter characterization of InGaAs/InP based NFADs with particular focus on the temperature dependence and the effect of carrier transport between the absorption and multiplication regions. Values as low as 52 ps full-width at halfmaximum were obtained at an excess bias voltage of 3.5 V and an operating temperature of around −100°C.
Single-photon detectors (SPDs) at telecom wavelengths play an important role in many applications. Among these are quantum key distribution (QKD) [1, 2] , singlet-oxygen dosimetry for photodynamic therapy [3] , photon counting optical communication [4] , optical time domain reflectometry [5] , eye-safe laser ranging [6, 7] , testing of integrated circuits [8] , biomedical imaging [9] , and general quantum optics experiments. A popular detector choice for the near-infrared range (NIR, 1000-1700 nm) are InGaAs/InP single-photon avalanche diodes (SPADs), thanks to their ease of use (cryogenic temperature not required), compact size, and competitive performance. It is often beneficial to operate these detectors in the free-running regime, especially when the tasks are asynchronous. The simplest solution for this is to implement a passive circuit [10] , such as a series resistance which is able to quench the avalanche current following a detection event. So far, the most successful self-quenching NIR SPAD known is the negative-feedback avalanche diode (NFAD) [11] , which has an integrated monolithic thin-film resistor. Recently, it was demonstrated that NFADs can achieve an extremely low dark-count rate (DCR) when cooled to temperatures below −100°C [12] ; this has pushed the limits of several applications [3, 13] .
For a vast majority of SPD applications, a critical characteristic is the temporal resolution, also known as timing jitter. Although this has been extensively studied in gated-mode SPADs [14] , which has shown that these detectors can be a competitive alternative to superconductor-based devices [15] , it has not been clear if free-running NFADs can achieve a jitter of <100 ps. Moreover, the nature of jitter at low temperatures has not been thoroughly studied in NFADs, which is crucial if operation with a low DCR is an additional requirement.
In this Letter, we present a characterization of the timing response for different NFADs with particular focus on the temperature dependence. Moreover, we analyze the effect of carrier transport between the absorption and multiplication regions in these devices, which limits the minimum operating bias voltage for a given timing jitter. Subsequently, this gives rise to the connection between the lowest achievable DCR and the temporal jitter, when operating at low temperatures.
We have characterized four different NFADs (see Table 1 ) of different sizes (identified with their active area diameters) and feedback resistances (R s ) manufactured by Princeton Lightwave. Note that the design structure of all the devices is the same and the differences in breakdown voltage (V br ) are most probably due to run-to-run fabrication variations. The NFADs were placed inside a dry chamber of a free-piston Stirling cooler (FPSC) (Twinbird SC-UE15R or SC-UD08) that enables cooling of the detectors down to −130°C. The temperature is measured at the FPSC cold finger which is in thermal contact with the detector packaging. The readout circuit is described in Ref. [16] . To measure the timing jitter of the complete SPD system, we used an optical probe signal, generated by difference-frequency generation in a nonlinear periodicallypoled lithium niobate crystal that is pumped by a 3 ps mode-locked laser operating at a wavelength of 771 nm and The instrument response function of the measurement setup has a full-width at half-maximum (FWHM) of 7 ps (deduced from the contribution of 3 ps FWHM from the optical signal and 6.5 ps FWHM from the TCSPC card), which is negligible in comparison with the detector jitter. Prior to discussing the temporal jitter behavior, we present the efficiency (characterized at 1550 nm) and DCR results for a typical NFAD (#3 in this case), which motivates the reason for using these devices at low temperatures. Figure 1 shows the two characteristics as functions of excess bias (V ex , difference of bias voltage and breakdown voltage) for different temperatures between −50°C and −110°C. The measured efficiencies were between 12% and 30% and a DCR of 6 cps is achieved at the lowest temperature and excess bias. Device #4 exhibited very similar performance, achieving a DCR of 7 cps at an excess bias of 1 V at −110°C. Note that we have presented the efficiency/DCR data for the E2G2 NFAD (#1 here) in a previous study [12] . Of the three, the E2G2 device exhibited the lowest DCR at a temperature of −110°C, which was 1 cps at around 12% efficiency. It is believed that this difference is due to the fact that the breakdown voltage of device #1 is significantly lower than those of devices #3 and #4 (see Table 1 ), meaning that the absolute electric field in the amplification region is lower. The main contributions to the DCR are the thermal-carrier generation in the absorption region and the field-dependent trap-assisted-tunneling (TAT) in the amplification region, since these devices utilize a separate absorption and multiplication structure [17] . Below −70°C the TAT becomes the dominant effect and, although not being directly temperature dependent, it is reduced at lower temperatures due to the reduction of the breakdown voltage. As shown in Fig. 1 , below −70°C, the detection efficiency starts to reduce for a given excess bias. This is due to a blue shift in the spectral response [18] at lower temperatures, since 1550 nm lies at the edge of the detection spectrum. Therefore, if shorter wavelengths were of interest, there would be no reduction of efficiency. These results demonstrate that it is beneficial to operate NFADs at low temperatures, if the application calls for a low DCR and does not require high count rates, since the required holdoff time increases [19] . We shall now analyze the dependence of temporal jitter on the operating bias voltage, which will allow us to make a connection between the minimum possible DCR at a given jitter.
There are two dominant contributions to the timing jitter in InGaAs/InP SPADs. The first is attributed to the time distribution of the transit time of the photo-generated carriers (holes) from the absorption region to the multiplication region [17] . Due to the band gap difference between the two regions (InGaAs and InP), there exists a valance-band energy step that has to be overcome by the holes traveling to the multiplication region [20] . Such a barrier leads to charge pile-up which can be liberated through thermionic emission, giving rise to a temporal distribution with an exponential tail. With increasing electric field, the effective barrier is reduced, increasing the emission rate. In addition, NFAD structures are implemented with grading layers at the heterojunction, in order to decrease the slope of the energy step [11] , meaning that the effective barrier reduces to zero at lower field strengths. Nevertheless, there exists a given field strength whereupon the barrier is non-zero. We shall probe the onset of this effect in the following text.
Subsequently, upon the arrival of the hole in the multiplication region, a fundamental build-up time is needed for the avalanche amplitude to reach a predetermined threshold level, signaling the detection event. The temporal distribution of this process is Gaussian. Therefore, the system temporal jitter is expected to be a convolution of an exponential (thermionic emission during the hole transport) and a Gaussian (impact ionization) distribution.
Figure 2(a) shows the temporal jitter histogram for a temperature of −130°C for diode #1. It is indeed clear that there exist two distinct contributions, where at small delays the distribution is Gaussian, whereas a clear exponential tail is visible at longer delays. In order to isolate the two effects, we can exploit their temperature dependences. Both effects are fielddependent; however, the thermionic emission is dependent on the absolute bias voltage of the NFAD, whereas the impact ionization is dependent on the excess bias. As can be seen in Fig. 2(b) , when the excess bias is kept constant at different temperatures, the histograms overlap at short delays, meaning the impact ionization process is unaffected. On the other hand, at longer delays, the exponential time constant changes significantly at different temperatures, which is due to a varying absolute bias voltage caused by a temperature-dependent breakdown voltage in the multiplication region (temperature coefficient is 0.134 V/K). Indeed, if the bias voltage is kept constant for the same temperature range, the contrary is true: the exponential tail is almost unchanged, whereas the Gaussian component changes, as can be seen in Fig. 2(c) . The temperature dependence of the decay rate [from Fig. 2(c) ] gives a measure of the energy barrier experienced by the holes [20] , which is approximately 0.03 eV at 65.6 V and drops to near zero at around 67 V, leaving the impact ionization as the dominant effect.
To illustrate the overall effects of temperature and excess bias variation, we can plot the FWHM of the jitter histograms. Figure 3(a) shows the results obtained with diode #1 for different temperatures between −60°C and −130°C. For a constant temperature, the jitter decreases with increasing excess bias voltage as expected, due to the speed up of the impact ionization process [21] . For decreasing temperature and a fixed excess bias, it reduces slightly (about 10%) in the range of −60°C to −100°C. This can be explained by the increase of ionization coefficients with decreasing temperature in the multiplication region [22] , meaning the avalanche build-up process is yet again faster. At temperatures below about −110°C, for low excess bias voltages, one can see the increase of the jitter due to significant hole trapping between the absorption and multiplication regions. This effect is clearly negated through the increase of the excess bias, which reduces the energy barrier, as discussed earlier. For many applications, such as QKD, the detection scheme requires a very high extinction ratio; therefore, it is important to quantify the jitter width at a lower level than the half-maximum, especially when the jitter histogram shows non-Gaussian behavior. To analyze this, the full-width at 1/100 of the maximum (FW1/100M, Δτ 1∕100 ) is shown in Fig. 3(b) for device #1, which shows similar temperature behavior as the FWHM. At the highest excess bias, a Δτ 1∕100 of 200 ps is achieved.
Since the hole-trapping phenomenon is mainly dependent on the operating bias voltage, one strategy to reduce this effect is to use a diode with a higher breakdown voltage. Figure 3(c) shows the FWHM jitter for all four NFADs tested for the same range of temperatures and two excess bias voltages, 1 and 3.5 V. At high excess bias, all the detectors have the same behavior with the minimum jitter being between 52 and 67 ps. We also performed measurements at 4 V of excess bias, obtaining a slightly lower timing jitter at the expense of a disproportionate increase of DCR and afterpulsing. However, for low excess bias voltage, we see that two of the NFADs do not exhibit the sharp increase in jitter at low temperatures (devices #3 and #4). This is due to the fact that these diodes have a breakdown voltage of around 5-6 V higher (see Table 1 ) than the diodes which do exhibit the low-temperature jitter increase; hence, the bias voltage remains sufficiently high in order to keep the energy barrier at the heterojunction below zero, preventing a hole pile-up.
These results suggest that for optimum operation of the NFAD, the bias voltage should be sufficiently large in order to avoid the hole pile-up jitter effects; however, it should not be too high, in order to minimize the TAT contribution to the DCR. In order to keep the thermally generated DCR well below the 1 cps level, the NFAD should be operated at −130°C. Hence, the optimum breakdown voltage would be around 67 V for this temperature, which would allow operation at any excess bias, without any hole pile-up effects.
In most applications, the signal-to-noise ratio (SNR) is a crucial characteristic. In QKD, the SNR defines the maximum transmission distance of the system. In order to maximize the signal, it is preferable to operate at the maximum possible clock rate (f max ), which is limited by the jitter of the detectors. Explicitly, one should set f max 1∕Δτ 1∕100 , where the FW1/100M jitter is used in order to ensure low error rates. This means the signal of a QKD system is proportional to η∕Δτ 1∕100 , where η is the detection efficiency. The noise is given by the DCR (r dc ) within the detection time window, hence the SNR ∝ η∕Δτ 2 1∕100 r dc . Since the SNR varies quadratically with the timing jitter, it is the most important characteristic for a long-distance QKD system. In this work, we have demonstrated Δτ 1∕100 200 ps at the highest excess bias voltage; hence, QKD operation at 5 GHz and an increase of the maximum distance would be possible.
To conclude, we have demonstrated that free-running InGaAs/InP NFADs, which achieve efficient passive quenching, can operate with a temporal jitter as low as 52 ps FWHM, which puts them on par with the best gated-mode devices [23] [24] [25] [26] and is only a factor of 2 larger than that of the record-holding superconducting detector [27] . We have also analyzed the low-temperature performance of the NFAD jitter, which has enabled the understanding of the jitter contribution due to charge-carrier pile-up between the absorption and multiplication regions, a phenomenon which has been rarely studied. Afterward, we have shown that in order to avoid the degradation of the temporal resolution due to this effect, the operating voltages of these devices should be greater than 67 V at the lowest operation temperature. Given this, the excess bias voltage and temperature can be chosen freely according to the applications' requirements. 
